FPGA implementation of the procedures for video quality assessment by Wielgosz, Maciej et al.
FPGA Implementation of the Procedures for Video Quality
Assessment
Maciej Wielgosza,b, Michał Karwatowskia,b, Marcin Pietron´a,b, Kazimierz Wiatra,b
aAGH University of Science and Technology, Kraków, Poland
bAcademic Computer Centre CYFRONET, Kraków, Poland
Abstract
Video resolutions used in variety of media are constantly rising. While manufacturers
struggle to perfect their screens it is also important to ensure high quality of displayed
image. Overall quality can be measured using Mean Opinion Score (MOS). Video
quality can be affected by miscellaneous artifacts, appearing at every stage of video
creation and transmission. In this paper, we present a solution to calculate four distinct
video quality metrics that can be applied to a real time video quality assessment system.
Our assessment module is capable of processing 8K resolution in real time set at the
level of 30 frames per second. Throughput of 2.19 GB/s surpasses performance of
pure software solutions. To concentrate on architectural optimization, the module was
created using high level language.
Keywords: Video quality; video metrics; image processing; FPGA; Impulse C.
1. Introduction
Nowadays, in addition to traditional Quality of Service (QoS), Quality of Experi-
ence (QoE) poses a real challenge for Internet audiovisual service providers, broad-
casters and new Over-The-Top (OTT) services. The churn effect is linked to QoE
impact; the end-user satisfaction is a real added value in this competition. However,
QoE tools should be proactive and innovative solutions that are well adapted to new
audiovisual technologies. Therefore, objective audiovisual metrics are frequently ded-
icated to monitoring, troubleshooting, investigating, and setting benchmarks of content
applications working in real-time or off-line.
The so called Full-Reference (FR), Reduced-Reference (RR) and No-Reference
(NR) quality metrics are used for models standardized according to International Telecom-
munication Union -Telecommunication Standardization Sector (ITU-T) Recommenda-
tions. Most of the models have some limitations as they were usually validated using
one of the following hypotheses: frame freezes last up to two seconds; there is no
degradation at the beginning or at the end of the video sequence; there are no skipped
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Table 1: The history regarding ITU-T Recommendations (based on[1]).
Model Type Format Rec. Year
FR SD J.144 [2] 2004
FR QCIF–VGA J.247 [3] 2008
RR QCIF–VGA J.246 [4] 2008
FR SD J.144 [2] 2004
RR SD J.249 [5] 2010
FR HD J.341 [6] 2011
RR HD J.342 [7] 2011
Bitstream VGA–HD In progress Exp. 2014
Hybrid VGA–HD In progress Exp. 2014
Table 2: Synthesis of FR, RR and NR Mean Opinion Score (MOS) models (based on[1, 8]).
FR RR NR
5*Resolution HDTV J.341 [6] n/a n/a
SDTV J.144 [2] n/a n/a
VGA J.247 [3] J.246 [4] n/a
CIF J.247 [3] J.246 [4] n/a
QCIF J.247 [3] J.246 [4] n/a
frames; video reference is clean (no spatial or temporal distortions); there is minimum
delay supported between video reference and video (sometimes with constant delay);
and up or down-scaling operations are not always taken into account [1].
In the past, metrics based on three historical video artifacts (blockiness, jerkiness,
blur) were sufficient to provide an efficient predictive result. Consequently, most mod-
els are based on measuring these artifacts for producing a predictive MOS. In other
words, the majority of the algorithms generating the predicted MOS show a mix of
blur, blockiness, and jerkiness metrics. The weighting between each of these Key Per-
formance Indicators (KPIs) could be a simple mathematical function. If one of the
KPIs is not correct, the global predictive score is completely wrong. Other KPIs are
usually not taken into account (exposure time distortion, interlacing, etc.) in predicting
MOS [1].
The ITU-T has been working on KPI-like distortions for many years (please refer
to [9] for more information). The history of the recommendations is shown in Tab. 1,
while metrics based on video signal only are shown in Tab. 2, both based on [1].
Related research in [10] addresses measuring multimedia quality in mobile net-
works with an objective parametric model [1].
ITU-T Study Group 12 (SG12) is currently working on modeling standards for
multimedia and Internet Protocol Television (IPTV) based on bit-stream information.
Q14/12 work group is responsible for the projects provisionally known as non-intrusive
parametric model for assessment of performance of multimedia streaming (P.NAMS)
and non-intrusive bit-stream model for assessment of performance of multimedia stream-
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ing (P.NBAMS)[1].
P.NAMS utilizes packet-header information (e.g., from IP through MPEG2-TS),
while P.NBAMS also uses the payload information (i.e., coded bit-stream)[11]. How-
ever, this work focuses on the overall quality (in MOS units), while monitoring of
audio-visual quality by key indicators (MOAVI) is focused on KPIs[1].
Most of the recommended models are based on global quality evaluation of video
sequences as in the P.NAMS and P.NBAMS projects. The predictive score is corre-
lated to subjective scores obtained with global evaluation methodologies (SAMVIQ,
DSCQS, ACR, etc.). Generally, the duration of video sequences is limited to 10 or
15 s in order to avoid the forgiveness effect (the observer is unable to score the video
properly after 30 s, and may give more weight to artifacts occurring at the end of the
sequence). When one model is deployed for monitoring video services, the global
scores are provided for fixed temporal windows and without any acknowledgment of
the previous scores[1].
Generally, the time needed to process such metrics is long even when a powerful
machine is used. Hence, measurement periods have been short and never extended to
longer periods. As a result, the measurements miss sporadic and erratic audiovisual
artifacts.
The concept proposed here, partly based on the framework for the integrated video
quality assessment published in [12], is able to isolate and focus investigation, set up
algorithms, increase the monitoring period and guarantee better prediction. Depend-
ing on the technologies used in audiovisual services, the impact of QoE can change
completely. The scores are separated for each algorithm and preselected before the
testing phase. Then, each KPI can be analyzed by working on the spatially and/or
temporally perceived axes. The classical metric cannot provide pertinent predictive
scores with certain new audiovisual artifacts such as exposure distortions. Moreover,
it is important to detect the artifacts as well as the experience described and detected
by the consumers. In real-life situations, when video quality of audiovisual services
decreases, the customers can call a helpline and describe the annoyance and visibility
problems; they are not required to provide a MOS.
There are many possible reasons for video disturbance, and they can arise at any
point along the video chain transmission (filming stage to end-user stage). The main
concern of the authors of the papers is an efficient hardware implementation of pro-
posed solution. This is addressed using hardware development techniques decreasing
latency and throughput of the system which is a challenging task partially covered in
the following papers [13–17].
2. Related work
Automated video quality assessment has been an issue addressed in many papers
in previous years. Ligang Lu et al. in paper [18] presented a no-reference solution for
MPEG video stream measuring quantization error and blocking effect. Their solution
showed positive correlation with other methods. However, because of the technology
available at the time of publication, their system throughput is far from modern require-
ments. Marcelo de Oliveira et al. [19] successfully implemented Levenberg-Marquardt
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method in low end platforms using VHDL. They showed that hardware implementa-
tion results maintain a strong correlation with software solution, despite reduced pre-
cision due to usage of fixed point arithmetic. Neborovski et al. [20] implemented
field-offset detection, blurring and ringing measurements in Field-Programmable Gate
Array (FPGA). Their language of choice was Verilog, using platform based on Virtex 4
they achieved real time processing for fullHD resolutions.
3. Video quality assessment
This paper addresses a challenging task of building a module capable of acceler-
ating the metrics computations. Consequently, the designed module produces video
quality assessment in real time for each video frame. The selected four metrics were
implemented in hardware:
(ii) blockiness
(iiii) exposure
(iiiiii) blackout
(iviv) interlace
The choice of the metrics was driven by their performance and hardware imple-
mentation feasibility.
The authors designed and implemented a single module for all the four metrics.
Such an approach enables hardware units sharing among the metrics architectures and
it boosts the overall throughput of the video assessment quality module.
Blockiness and the exposure metrics are presented in [21, 22], respectively.
This section presents an overview of all the metrics and the algorithms used in this
work. Notation used in equations is presented in Tab. 3.
3.1. Blocking
Blocking is caused by independence of calculations for each block in the image.
While many compression algorithms divide frames into blocks, this is one of the most
popular and visible artifacts. Because of the coarse quantization, the correlation among
blocks is lost, and horizontal and vertical borders appear. Another reason might be the
resolution change, when a small picture is scaled up to be displayed on a larger screen.
Blockiness metric used in this work is based on [23]. This metric assumes constant
block size, which was chosen to be 8 × 8 pixels. Metric value depends on two factors:
Table 3: Notation used in equations.
Symbol Description
BLX number of horizontal blocks in a frame
BLY number of vertical blocks in a frame
sortMeanBL ordered sequence of the average luminance of blocks
sortSumBL ordered sequence of the luminance sums calculated for each block
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Figure 1: Blockiness artifact
1 5 9 13 17 21 25 29
2 6 10 14 18 22 26 30
3 7 11 15 19 23 27 31
4 8 12 16 20 24 28 32
33 37 41 45 49 53 57 61
34 38 42 46 50 54 58 62
35 39 43 47 51 55 59 63
36 40 44 48 52 56 60 64
Figure 2: Model of the video coding block with pixel numeration scheme
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magnitude of color difference at the blockâA˘Z´s boundary, and picture contrast near
boundaries.
Consequently, InterSum and IntraSum values are computed for every in-coming
frame.
(ii) InterSum is a sum of the absolute differences between pixels located on the
border of two neighboring picture blocks, Eq. (1).
(iiii) IntraSum is a sum of the absolute differences between pixels located directly
next to the neighboring pixel of the picture block, Eq. (2).
InterSumx,y =∣∣∣bx,y(29) − bx+1,y(25)∣∣∣ + ∣∣∣bx,y(30) − bx+1,y(26)∣∣∣ + ∣∣∣bx,y(31) − bx+1,y(27)∣∣∣ +∣∣∣bx,y(32) − bx+1,y(28)∣∣∣ + ∣∣∣bx,y(61) − bx+1,y(57)∣∣∣ + ∣∣∣bx,y(62) − bx+1,y(58)∣∣∣ +∣∣∣bx,y(36) − bx,y+1(35)∣∣∣ + ∣∣∣bx,y(40) − bx,y+1(39)∣∣∣ + ∣∣∣bx,y(44) − bx,y+1(43)∣∣∣ +∣∣∣bx,y(48) − bx,y+1(47)∣∣∣ + ∣∣∣bx,y(52) − bx,y+1(51)∣∣∣ + ∣∣∣bx,y(56) − bx,y+1(55)∣∣∣ . (1)
IntraSumx,y =∣∣∣bx,y(29) − bx+1,y(1)∣∣∣ + ∣∣∣bx,y(30) − bx+1,y(2)∣∣∣ + ∣∣∣bx,y(31) − bx+1,y(3)∣∣∣ +∣∣∣bx,y(32) − bx+1,y(4)∣∣∣ + ∣∣∣bx,y(61) − bx+1,y(33)∣∣∣ + ∣∣∣bx,y(62) − bx+1,y(34)∣∣∣ +∣∣∣bx,y(36) − bx,y+1(1)∣∣∣ + ∣∣∣bx,y(40) − bx,y+1(5)∣∣∣ + ∣∣∣bx,y(44) − bx,y+1(9)∣∣∣ +∣∣∣bx,y(48) − bx,y+1(13)∣∣∣ + ∣∣∣bx,y(52) − bx,y+1(17)∣∣∣ + ∣∣∣bx,y(56) − bx,y+1(21)∣∣∣ . (2)
Computing scheme of InterSum and IntraSum is depicted in Fig. 2, along with the
pixel numeration scheme. bx,y(i) used in Eq. (1) and (2) means i-th pixel of x, y block.
Blockiness metric is the ratio of IntraSum to InterSum, as presented by Eq. (3).
blockinessMetric =
∑BLY−1
y=2
∑BLX−1
x=2 IntraSumx,y∑BLY−1
y=2
∑BLX−1
x=2 InterSumx,y
. (3)
3.2. Exposure time distortions
Exposure time distortions are visible as an imbalance in brightness (frames that are
too dark or too bright). They are caused by an incorrect exposure time, or recording
a video without a sufficient lighting device. It is also possible to cause this distortion
by improper digital enhancement. Various exposure levels for the same image are
presented in Fig. 3. Histograms of luminance for each of those images are presented in
Fig. 4.
Mean brightness of the darkest and brightest parts of the image is calculated in
order to detect the distortion. Exposure metric is presented in Eq. (4), where Ld,
Eq. (5), represents three darkest blocks, Lb, Eq. (6), represents three brightest blocks.
exposureMetric =
Lb + Ld
2
. (4)
6
Figure 3: Correct image(left), underexposed (center), overexposed (right)
Ld =
3∑
i=1
sortMeanBLi. (5)
Lb =
BLX×BLY∑
i=BLX×BLY−2
sortMeanBLi. (6)
The results of the metrics mentioned above were mapped to the Mean Opinion
Score (MOS). The thresholds were referred to the MOS scale, determining the score
below which each distortion is noticeable.
3.3. Blackout
It is manifested as the picture disappearing; a black screen. It appears when all
packets of data are lost, or as a result of incorrect video recording. Image blackout de-
tection is independent of the frame color, i.e. detection result is positive (equals ‘1’) if
the frame has a uniform color, otherwise the result is ‘0’. Comparison of all the pixels
of the frame under consideration seems to be the most straightforward approach. How-
ever, this is the greedy method which requires n comparisons, where n is the number
of pixels within the frame. The authors came up with an alternative method which uti-
lizes partial results of the exposure time distortion method. This results in a significant
reduction of the metric implementation cost.
The novel metric description:
A frame is split into blocks of 8 × 8 pixels. Sum of the luminance is calculated
for every block. If the difference between the block of the highest luminance and the
lowest is lower than the thBlout threshold the detection result equals ‘1’, otherwise it
is ‘0’; thBlout is set to a constant four.
blackoutMetric =
0 if sortSumBLBLX×BLY − sortSumBL1 > thBlout1 otherwise . (7)
7
Figure 4: Luminance histograms of correct (top), underexposed (middle) and overexposed (bottom) images
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Figure 5: Creation of interlaced frame
Figure 6: Interlaced microblock model
3.4. Interlace
Interlace is a technique where a single frame is a composition of two half-frames,
each of which contains half of the information. Odd half-frames contain odd rows of
pixels, while even half-frames contain even rows of pixels. Resulting frame is created
by interlacing both of them. The idea of interlace is presented in Fig. 5. Interlace dis-
tortion becomes visible when two half-frames are not properly aligned. It is especially
visible for videos including motion.
The authors proposed their own solution for interlace distortion metric. It is calcu-
lated independently for each micro 4 × 4 pixel block and then subsequently combined
into a complete metric. Given block is marked as a block with interlace distortion if
change of luminance of the first row relative to the second row is in the same direc-
tion for all pixel pairs, change between second and third is in opposite direction, and
change between third and fourth is in the same direction. All comparisons are presented
in Fig. 6.
interlacei =
1 if
∑12
j=1
∣∣∣∣sgn (di, j)∣∣∣∣ = 12
0 otherwise
. (8)
interlaceMetric =
∑4×BLX×BLY
i=1 intelacei
4 × BLX × BLY . (9)
Eq. (8) determines if a given block has interlace distortion, where di, j is the j-
th difference between luminance values of the i-th micro block. Eq. (9) calculates
metric value for the whole frame. Fig. 7 illustrates detection of interlace in a sample
frame. The effect is the most visible in shapes containing sharp vertical lines. Presented
solution shows positive results.
4. High level hardware design – tools and methodology
The module was implemented using Impulse C language. Impulse C is a high level
language based on Stream-C compiler, which was created in the Los Alamos National
9
Figure 7: Detection of interlace artifact
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Laboratories in the 1990s. The idea evolved into a corporation named Impulse Accel-
erated Technologies Company (2002), which is now a supporting vendor of Impulse C
and holder of the Impulse C rights. The main intention of the language designers was to
bridge the gap between hardware and software and facilitate the process of system level
design. It was achieved through abstracting most of the language constructs, so the de-
signer can focus on the algorithm, rather than low level details of the implementation
[24].
There is a whole set of high level languages such as Dime-C, SystemC, Handel-C,
Mitrion C available nowadays, which enable specification and implementation of the
system at the module level. However, most of them introduce their own structures (e.g.
Mitrion C), expanding or modifying existing standards of high level languages. On the
one hand, such an approach helps to establish a design space by imposing a strict lan-
guage expression set. On the other hand, designers have to comprehend a whole range
of the language structures, along with their appropriate application schemes, which
may be pretty tedious. Such an extra effort is justified in the case of people, who ex-
pect to use the tool for a reasonably long time (professional digital logic designers).
Unfortunately, most of the FPGA High Level Language (HLL) users are people famil-
iar with programming languages (e.g. C, C++, Java, Fortran), who need to port some
part of their application into hardware. Therefore, it seems reasonable to leverage one
of the well-known standards such as ANSI C. Moreover, ANSI C allows for access to
low level details of an application, which is very useful in some cases. It can be said,
that C gives the lowest possible level of abstraction among the high level languages.
The aforementioned ideas prevailed in the design of Impulse C.
There are several features of the Impulse C language, which in the authors’ view are
superior to other currently used HLLs. First of all, Impulse C allows designers to reuse
their HDL code by providing mechanisms, which facilitate the incorporation of exist-
ing modules. Furthermore, three different architectures are supported: combinational,
pipelined and asynchronous, which cover a complete range of existing design scenar-
ios. Secondly, C compatibility makes it easy for software engineers to switch from
General Purpose Processor (GPP) programming to FPGA design, as well as providing
a platform for software-hardware integration within one design environment. Finally,
Impulse C comes with a range of Platform Support Packages (PSPs), which provide
a communication interface between FPGA and GPP computational nodes. Further-
more, PSPs usage provides portability of an application across different platforms. In
fact, PSPs are packs of files that describe a system’s profile to the Impulse C compiler
[25]. The compiler uses this information to generate interface components needed to
connect hardware processes to a system bus and interconnect them together inside the
FPGA, and also to establish the software side of any software/hardware stream, signal,
memory, etc. connections [25–27].
The language enables both fine-grain and course-grain parallelism. The former
one is implemented within a process, whereas the latter is built as multiple-process
structures.
It is worth noting, that algorithm partitioning must be handled by a programmer:
this stage is not automated by the compiler, which means that it is up to the designer
to classify different sections of an application. However, due to portability of a code,
it is possible to migrate between hardware and software sections, if adequate language
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structures are employed. With respect to this, it is recommended to avoid using lan-
guage constructs which confine a given part of the code to software or hardware solely.
A designer should keep a number of control signals and branches low, since the
primary goal of HLL FPGA algorithm implementation is to increase throughput at the
expense of latency (trade latency for throughput). Using control signals may compro-
mise this effort and should make a designer rethink a concept for the architecture.
Impulse C compiler automatically generates test benches, software-hardware inter-
faces and synthesisable HDL code; it automatically finds parallel structures in the code
as well. However, it is good coding practice to explicitly point out sections which are
to be paralleled. Both hardware and software parts of the code can be compiled with
GNU Compiler Collection (GCC).
Impulse C can be characterized as a stream-oriented, process based language. Pro-
cesses are main building blocks interconnected using streams to form an architec-
ture for the desired hardware module. From the hardware perspective, processes and
streams are hardware modules and First In, First Out (FIFO) registers, respectively.
The Impulse C programming model is based on the Communicating Sequential Pro-
cesses model[27] and is illustrated in Fig. 8. Every process must be classified as a
hardware or a software process.
It is the programmer’s responsibility to ensure the interprocess synchronisation.
Like most of the HLLs, Impulse C does not provide access to the clock signal, which
relieves the designer from implementing cycle synchronization procedures. However,
it is possible to attach HDL modules and synchronize them at the level of RTL using
clock signal.
5. FPGA-based platform
The module was implemented on Pico M503 platform[28], connected through PCIe
to server with Intel i7-950 processor and 12 GB of RAM. The Pico platform (Fig. 9)
consists of two components:
(ii) EX-500 board with a Gen2 PCI-Express controller which enables connecting
up to six FPGAs to the motherboard
(iiii) M503 FPGA boards[28]
Communication between a CPU and the FPGA is realized with eight lines of PCIe
interface âA˘S¸- full-duplex connection streams. If more than two boards are used, the
throughput is limited to 5 GB/s; in case of using only one board the maximum through-
put reaches about 3 GB/s. Another limitation is the width of the stream, which is equal
to 128 bits.
6. Impulse C implementation of the module
This section is a description of implementation of hardware version of the video
quality module. Subsection 6.1 shows a general concept of the module, next the de-
scription is divided into two parts according to two parts of projects in Impulse C
language: software (6.2) and hardware (6.3).
12
Figure 8: Impulse C programming model.
Figure 9: The FPGA-based platform used for the computations – Pico Computing
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Figure 10: Architecture of the video quality assessment module as implemented in Impulse C
6.1. Architecture of the module
The block diagram of the video quality assessment module is shown in Fig. 10. It
consists of three subblocks:
(ii) Producer -âA˘S¸ reads video data from a file and sends it to the vqFPGA block
using the InputStream
(iiii) vqFPGA âA˘S¸- reads data from the InputStream, executes video quality metrics
and sends results to the Consumer process using the OutputStream
(iiiiii) Consumer âA˘S¸- reads data from the OutputStream, analyses it and sends them
to standard output stream.
Width of the Input and the Output stream is 128 bits, which is the maximum width
of Pico M503 platform stream. The scheme described above is parallelized sixfold, in
the real module there are six producer, vqFPGA and consumer processes.
Every Impulse C project is composed of a software and hardware part, and so is the
video quality assessment module.
6.2. Software part of the module
Software part is composed of three functions: producer, consumer and the main
program function which is used to launch the FPGA-based accelerator and all the
application-related threads. It is also responsible for programming the FPGA with a
bit file. Producer function opens input stream to FPGA and sends pre read video data.
Pico module input stream is 128 bit wide, thus it is recommended to organize the data
in such chunks so the best possible throughput is achieved. Every 8 × 8 block is di-
vided into four microblocks. Every microblock contains 16 values, eight bits each.
Such structure allows for sending whole block in four bus clock cycles, retaining data
consistency. Described scheme is presented in Fig. 11.
Consumer function manages module output stream. At the end of every video
frame, a valid results frame is received. Its size is also fixed to 128 bits wide, as it fits
best to hardware. A special structure of the results frame was designed, as presented on
Fig. 12. The frame contains the results of calculation of blackout, exposure and inter-
lace distortion metrics. The last part of computing the blockiness metric is performed
in software, thus frame contains required InterSum and IntraSum.
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1 2 3 4
5 6 7 8
9 10 11 12
13 14 15 16
1 5 9 13 17 21 25 29
2 6 10 14 18 22 26 30
3 7 11 15 19 23 27 31
4 8 12 16 20 24 28 32
33 37 41 45 49 53 57 61
34 38 42 46 50 54 58 62
35 39 43 47 51 55 59 63
36 40 44 48 52 56 60 64
Figure 11: A structure of a sample block and corresponding transfer sequence of a sample frame (left) and
an order of pixels within each block (right)
127 Blackout (1 bit) Unused (23 bits) Exposure (1 byte) 96
95 Interlace (4 bytes) 64
63 Blockiness InterSum (4 bytes) 32
31 Blockiness IntraSum (4 bytes) 0
Figure 12: Structure of the frame sent through OutputStream
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1 5 9 13 17 21 25 29
2 6 10 14 18 22 26 30
3 7 11 15 19 23 27 31
4 8 12 16 20 24 28 32
33 37 41 45 49 53 57 61
34 38 42 46 50 54 58 62
35 39 43 47 51 55 59 63
36 40 44 48 52 56 60 64
Figure 13: Shifted block
6.3. Hardware part of the module
Hardware part is composed of vqFPGA modules and the additional hardware which
handles data fetching and sending results to the software part. Hardware part is equipped
with two data streams corresponding to software streams, which are opened before the
data transfer is conducted and closed once it is finished. Hardware module requires
the information about video resolution to be sent in advance to the actual stream. Ev-
ery 128 bit word is then arranged into a microblock. Afterwards, data is sent to the
parts of hardware responsible for computing each metric. The module registers are
reset after all the microblocks of a given frame are processed and a new frame comes
in. The maximum number of combinational stages between registers were experi-
mentally determined as 64 and implemented with Co Set stageDelay Impulse C
pragma. This also requires using Co Pipeline pragma which implements pipelined
design approach.
6.3.1. Blockiness metric
For blockiness metric, only the most computationally demanding parts were imple-
mented in hardware. InterSum and IntraSum are calculated inside FPGA while final
division is done in software. As presented in Fig. 2, calculations require data from
neighboring blocks and storing all necessary data inside FPGA would be very incon-
venient. Therefore, authors modified data sending scheme to make it more suitable for
blockiness metric calculation. First row and first column are omitted and block bound-
aries are shifted as presented in Fig. 13. After such operations, all data necessary for
InterSum and IntraSum calculations are available in a single block.
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i f ( microBlock % 4 == 2) {
IntraSum += ABSDIFF( p9 , p5 ) + ABSDIFF( p10 , p6 ) + ABSDIFF( p11 , p7 ) + ABSDIFF(
p12 , p8 ) ;
InterSum += ABSDIFF( p9 , p13 ) + ABSDIFF( p10 , p14 ) + ABSDIFF( p11 , p15 ) +
ABSDIFF( p12 , p16 ) ;
}
i f ( microBlock % 4 == 3) {
IntraSum += ABSDIFF( p2 , p3 ) + ABSDIFF( p6 , p7 ) + ABSDIFF( p10 , p11 ) + ABSDIFF(
p14 , p15 ) ;
InterSum += ABSDIFF( p4 , p3 ) + ABSDIFF( p8 , p7 ) + ABSDIFF( p12 , p11 ) + ABSDIFF(
p16 , p15 ) ;
}
i f ( microBlock % 4 == 0) {
IntraSum += ABSDIFF( p9 , p5 ) + ABSDIFF( p8 , p12 ) + ABSDIFF( p2 , p3 ) + ABSDIFF(
p14 , p15 ) ;
InterSum += ABSDIFF( p9 , p13 ) + ABSDIFF( p12 , p16 ) + ABSDIFF( p4 , p3 ) + ABSDIFF
( p15 , p16 ) ;
}
Figure 14: Blockiness metric source code
The source code presented in Fig. 14 shows hardware implementation of the block-
iness metric. Due to the efficient data serialization, the module is implemented with
few lines of code, which also results in low hardware resources consumption. It is
worth noting that the source code reflects the operations described by Eq. (3).
6.3.2. Exposure time distortions metric
The metric is composed of three steps. In the first one, a luminance mean value
of every code block is calculated. Then, six extreme values for every frame are found
(three smallest and three biggest). The extreme values are used to compute the mean
value.
Several modifications were introduced to adapt it to hardware implementation. A
size of each block is constant, therefore instead of the mean, a sum of values may be
used. This allows to eliminate the division operation in mean calculation which is very
resource demanding. It is only performed for the border blocks. Fractional part may
be disregarded as of little importance. Without changing algorithm, the mean may be
computed for eight results (four biggest and four smallest). This will enable the use of
bit shift (shift right by two bits) operation instead of very hardware expensive division.
Sum of luminance values is stored in a blockSum variable. The extreme blocks are
searched for (Fig. 15) and the sum of their luminance values are stored in the follow-
ing variables blockSumMAX1, blockSumMAX2, blockSumMAX3, blockSumMAX4 and
blockSumMIN1, blockSumMIN2, blockSumMIN3, blockSumMIN4.
Result of the metric is a weight mean of the pixels luminance from extreme blocks,
i.e. all the blockSumMAX and blockSumMIN are summed up and the result is shifted
left by nine bits (nine because 29 = 512 = 8 ∗ 64; eight is a number of extreme blocks
and 64 is a number of pixels within a single block). In order to prevent data range
overflow (co_uint16 is used) each datum is shifted right by two bits and the result is
subsequently moved by the remaining seven bits. microBlock and blockSumMAX are
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i f ( blockSum < blockSumMIN4 ) {
i f ( blockSum < blockSumMIN3 ) {
i f ( blockSum < blockSumMIN2 ) {
i f ( blockSum < blockSumMIN1 ) {
blockSumMIN4 = blockSumMIN3 ;
blockSumMIN3 = blockSumMIN2 ;
blockSumMIN2 = blockSumMIN1 ;
blockSumMIN1 = blockSum ;
}
else {
blockSumMIN4 = blockSumMIN3 ;
blockSumMIN3 = blockSumMIN2 ;
blockSumMIN2 = blockSum ;
}
}
else {
blockSumMIN4 = blockSumMIN3 ;
blockSumMIN3 = blockSum ;
}
}
else
blockSumMIN4 = blockSum ;
}
Figure 15: Implementation of the exposure metric - minimal luminance values of the frame
i f ( ( blockSumMAX1 − blockSumMIN1 ) > thB lou t )
b lackou tMe t r i c = 0 ;
else
b lackou tMe t r i c = 1 ;
Figure 16: Implementation of blackout metric
reset after all the data results are sent to the software part of the module. blockSumMIN
is set to 16 384 before the next frame is taken from the input.
6.3.3. Blackout metric
Blackout metric is implemented as four lines of Impulse C code (Fig. 16). The
module comprises one adder/subtractor and one comparator. The metric result is sent
to the software part of the module as a single bit set to ‘1’ in OutputStream which
indicates that blackout occurred.
6.3.4. Interlace distortion metric
The way data is structured and transferred between hardware and software part is
presented in subsection 6.2. It is adapted to this particular metric and improves perfor-
mance of the module. A single microblock is sent and the interlace distortion detection
is conducted just by examining IS_INTERLACE and IS_INTERLACE2 (Fig. 17) con-
ditions.
If one of those conditions is met, the result of the metric is incremented by one. Sum
of all the microblocks of a frame is a max. possible value of the result which affected a
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#define IS_INTERLACE ( ( ( p1>p2 ) && ( p5>p6 ) && ( p9>p10 ) && ( p13>p14 ) \
&& ( p3>p2 ) && ( p7>p6 ) && ( p11>p10 ) && ( p15>p14 ) \
&& ( p3>p4 ) && ( p7>p8 ) && ( p11>p12 ) && ( p15>p16 ) ) )
#define IS_INTERLACE2 ( ( p1<p2 ) && ( p5<p6 ) && ( p9<p10 ) && ( p13<p14 ) \
&& ( p3<p2 ) && ( p7<p6 ) && ( p11<p10 ) && ( p15<p14 ) \
&& ( p3<p4 ) && ( p7<p8 ) && ( p11<p12 ) && ( p15<p16 ) )
Figure 17: Implementation of interlace distortion metric
Table 4: Hardware resources consumption (Xilinx Virtex-6 LX240T FPGA)
# vqFPGA modules #reg #lut throughput [GB/s]
1 23 982 (7 %) 11 836 (6 %) 0.66
2 29 179 (10 %) 15 915 (7 %) 1.27
3 34 182 (12 %) 19 330 (9 %) 1.6
4 39 379 (15 %) 23 214 (11 %) 1.96
5 44 576 (18 %) 27 398 (13 %) 2.11
6 49 773 (20 %) 31 320 (14 %) 2.19
choice of the variable used to store it, i.e. co_uint32. After all the microblocks of the
frame are received, the variable is reset. The module is composed of 12 interconnected
comparators which form a single huge XNOR gate. In addition, the module comprises
an adder and 32-bit shift register for interlaceMetric variable.
7. Experimental results
Several experiments were conducted to determine the performance of the module.
Fig. 18 presents the performance of both hardware and software implementation of the
video quality assessment module for variety of resolutions. Starting from very low
resolutions QVGA (320 × 240) and VGA (640 × 480), through fullHD (1920 × 1080)
to UHD resolutions 4K (4096 × 2160) and 8K (7680 × 4320). Due to variety of display
aspect ratios, for 4K and 8K we chose power of two values to determine the aspect ratio.
Resulting image was around 1 % larger than popular 16 : 9.
The green line indicates a real-time processing performance, assuming that the
video is streamed at 30 frames-per-second rate. Hardware version of the video quality
assessment module is capable of processing 8K in real-time.
Fig. 19 presents acceleration results as a function of video resolution. It is worth
noting that the resolution has a direct impact on the size of a single chunk of data sent
over InputStream, which in turn affects transfer rate and the overall processing time.
The acceleration (Fig. 19) is a speed-up achieved by a hardware solution compared
to the software one. Tab. 4 presents hardware resources consumption of registers (#reg)
and lookup tables (#lut) in Pico platform as a function of a number of vqFPGA modules
implemented, as well as corresponding throughput achieved.
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Figure 18: Processing time of 1000 frames as a function of video resolution for both hardware (red squares)
and software (blue dots) implementations
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Figure 19: Acceleration as a function of video resolution for 1000 video frames
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8. Summary
Presented solution is capable of calculating simultaneously four distinct video qual-
ity assessment metrics on a single video stream. Used hardware platform allowed
for real time processing of 8K resolution. Solution based on CPU only did not meet
real time requirements for resolutions higher than fullHD. Whole project was imple-
mented using Impulse C, a high level language that significantly reduced design time,
facilitated the system integration process and enabled architectural optimization which
boosted the overall performance of the solution. Some improvements can still be done,
more metrics can be added, also due to low resource utilization more parallel mod-
ules can be implemented inside the FPGA, what could further speed up calculations.
If a theoretical highest throughput for Pico M503 platform (3 GB/s) will be reached,
it would allow to process 16K resolution with 24 fps, which is the minimum that can
be considered as a real time. However, because Impulse C language allows for seam-
less moving of the design between different platforms, with Platform Support Package
provided, presented solution can utilize more efficient hardware to achieve even better
results.
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